Miodrag Milanovic @mmicko.bsky.social Software architect, C++ developer, open source FPGA tools developer at @YosysHQ.com, MAME project ex coordinator, interested in FPGA and hardware in general
Ian Hanschen @furan.bsky.social Principal OS Engineer. One of the four engineers who built DWM. Shipped graphics code across Windows, Xbox, and beyond. Served time at Microsoft and Intel. Here for retro hardware. Projects at https://www.hackaday.io/furan
Mike Bell @rebelmike.hachyderm.io.ap.brid.gy Coder, narrowboater, puzzle hunter, board gamer and occasional geocacher.
Currently migrating from mike@rebel-lion.uk
🌉 bridged from ⁂ https://hachyderm.io/@rebelmike, follow @ap.brid.gy to interact
bunnie @bunnie.org Good at following directions. Bad at obeying rules.
LivingLinux @livinglinux.bsky.social Linux, tech and fun.
RISC-V
Rockchip RK3588
http://youtube.com/c/LivingLinux
http://reddit.com/u/LivingLinux
mole99 @mole99.fosstodon.org.ap.brid.gy Hi! I'm Leo, an open-source silicon advocate. This means that I'd like to advance chip design using open-source EDA tools and open-source PDKs. I am one of the […]
🌉 bridged from ⁂ https://fosstodon.org/@mole99, follow @ap.brid.gy to interact
Bridgy Fed for the fediverse @ap.brid.gy Bridgy Fed (https://fed.brid.gy/) bot user for the fediverse. To bridge your account to the fediverse, follow this account.
To ask a fediverse user to bridge their account, send their address (eg @user@instance) to this account in a chat message.
More i…
Baochip @baochip.com Baochip makes open-source hardware.
Mike Bell @rebelmike.bsky.social Electronics tinkerer, narrowboater, puzzle hunter, board gamer and occasional geocacher.
Also on fedi @rebelmike@hachyderm.io
Tim 'mithro' Ansell @mith.ro Open silicon professional, FPGAs, ASICs, & more!
me@mith.ro
https://bit.ly/mithro-resume
https://linkedin.com/in/mithro
Flux @willflux.bsky.social Only hardware makes it possible!
FPGA, RISC-V, 68K, OS, graphics, demos, permacomputing
http://projectf.io | http://systemtalk.org
Kazumoto Kojima @1gkojima.bsky.social 
@ataylorfpga.bsky.social @ataylorfpga.bsky.social 
Ken Shirriff @righto.com Computer history. Reverse-engineering old chips. Restored Apollo Guidance Computer, Alto. Ex-Google, Sun, Msft. So-called boffin.
DJ @dj.phoking.gay KEYWORDS ➡︎ cats, console hacking, program synthesis, reverse engineering, the rest of the technical crap doesn’t really matter. Friend-shaped and loving. <3
she/her 🏳️🌈🏳️⚧️
Lafayette, Indiana
Daniel Bovensiepen @bovi.social Industrial Research at Siemens
Looking at Automation, Communication, RISC-V and Open Source Semiconductors. 
Oscar Broekema 🇳🇱 @obr2021.bsky.social Embedded Systems | FPGA | HDL | C/C++ | Linux | Hardware/Software Design | Water for Fuel | Ionisation | EPP Hydrogen on demand | RISC-V | Space stuff | AI
Shawn Hymel @shawnhymel.bsky.social Embedded Systems Educator & Course Developer | #IoT #EdgeAI | https://linktr.ee/shawnhymel
YosysHQ @yosyshq.com The home for the team maintaining Yosys and related Open Source EDA projects.
https://www.yosyshq.com/
Sign up to our newsletter! https://yosyshq.com/newsletter
Wokwi @wokwi.com World's most advanced ESP32 simulator @ wokwi.com
Uri Shaked @urishaked.bsky.social Maker ◆ Voiding warranties at @wokwi.com ◆ Keepin' it Chippin' at
@TinyTapeout.com ◆ What I'm doing now? http://urish.org/now
TinyTapeout @tinytapeout.com Tiny Tapeout makes it easier and cheaper than ever to get your designs manufactured on a real chip!
https://tinytapeout.com
Jan Gray @jangray.bsky.social Kilocore RISC-V FPGA accelerators; former Microsoft dev tools architect; RISC-V SoftCPU SIG & Composable Custom Extensions Task Group; blog: https://fpga.org. Cyclist. Let's try kindness. 🇨🇦-🇺🇸. On hiatus! Be well.
Matt Venn @mattvenn.net Engineer and Technology Communication. On a mission to make ASICs more accessible. YosysHQ & Tiny Tapeout founder member.
https://ZeroToASICcourse.com
https://TinyTapeout.com